`timescale 1ns/1ns

module tb;

reg clk;
reg rst;

system system(
  .clk(clk),
  .rst(rst)
);

initial begin
  clk = 1;
  rst = 1;
  #15 rst = 0;
end

always #5 clk = ~clk;

endmodule
